A Review Of atomic
The memory controller is simply in command of making certain that memory & cache on unique processors stays reliable - for those who generate to memory on CPU1, CPU2 will never manage to browse another thing from its cache. It is not its duty to make certain that they're both of those seeking to control the identical information. There are several